How to use new component created in Qsys to vectorize/group together many signals

Hi, In the Qsys, I am using twelve input parallel ports (lets name them pio1 to pio12), each port is 12 bits. These parallel ports obtain values from the vhdl block in Quartus schematic. In the sc...