Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to read a 24-bit signed signal from VHDL block fed in Nios II system - always +ve
HI, I have a very simple question but I have no idea what went wrong. Basically I have a 24-bit signed signal from VHDL block fed into Nios II system. I use C code for NIos II system. ...
Altera_ForumHonored Contributor
Honored ContributorMultiple ways,
alt_32 n; // read the 24 bit signed signal n = read_port; // if the sign bit is set extend it to bit 31 if (n & 0x08000000) n |= 0xf0000000; Is the pio module your custom vhdl code or is it a qsys library module?
