How to latch these data?

.......----- ...... ------

......|.....|.......|......|

-----.......------.......------

.....X< data >X

--- "...." is used to bring distance control only, other dashes stand for clock signal

Dual port memory output passes through logic arrives at the input port of one synchronous module between two consecutive rising clock edges?

How to deal with this situation?

Thx