Forum Discussion
Altera_Forum
Honored Contributor
19 years agoin this case the avalon master used two read or write cycles to access
32 bit in the 16 bit memory. see quartus II version 5.1 handbook volume 4 "Native Address Alignment & Dynamic Bus Sizing"