How to divide tasks to be done by Nios II processor & Logic elements?

The software in the nios is can be developed with less effort, but unfortunately the nios mostly can do only one thing at a time. In contrast the FPGA logic is really appropriate for parallel procesing, and pipelined processing (Avalon streams are frequently used to modularize the components).