How does NiosII communicate with other FPGA blocks

Hi, I am designing a simple CPU+FPGA application. The FPGA has data bus for setting registers, one at a time. The data bus includes inputs: TSData[15:0] Addr [3...