Altera_ForumHonored Contributor20 years agoHelp with avalon Interval Timer HI I made a Project in qu@rtus II 5.0sp1 Web edition, and in SOPC Builder, I added NIOS II cpu, AvalonTri-State Bridge to an external SRAM, Jtag UART and a Interval Timer. The system generatio...Show More
Altera_ForumHonored Contributor20 years agoI think you should have a look at the performance counter peripheral...
Recent DiscussionsAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)Nios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command LineNIOS SDK SBOM/FOSS info