Forum Discussion
Altera_Forum
Honored Contributor
19 years agoI am using the DE2 board.
I faced the same problem if I instantiated the cpu in VHDL. However , it work fine if I instantiated the cpu in Verilog. Why is it so???? http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/sad.gif