Altera_ForumHonored Contributor20 years agoHard lock with Nios 2 cyclone dev board Hey guys, I'm trying to get to work developing on the nios development kit cyclone edition. The board has a Nios II chip version 1.1 and a Cyclone EP1C20F400C7 FPGA. I am running Quartus II 4.2...Show More
Altera_ForumHonored Contributor20 years agoafter step 4 make a hardware reset to load the programmed design (Button Power-On Reset)
Recent DiscussionsNios V Logic Element not includeAshling IDE scripted project creationNIOS SDK SBOM/FOSS infoJTAG_UART stuck in printfRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)