Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

gcc optimisation for movsi_internal

The gcc sources (9.0 b141) seem to be missing the pattern that would load a 32bit values whose low bits are all zero into a register (ie a single movhi instruction), the patterns for orhi and andhi a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

So what part of the compiler/linker looks at the section type? Depending on the section type, different assembly is emitted, correct?

Would it be possible to create a new section type, whose meaning is that anything in this section can be guaranteed to be within 64k of 0x0? Then I could emit assembly that reference data from this section to not use the movhi. Is it possible to restrict section types to specific regions in a RAM?(