Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

FPGA memory initialization and management

Hi, my design is using a cyclone IV on-chip memory. I have two questions (for the moment): - when configuring the memory with qsys, I don't really understand the data-width choice. If it's 32-bi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

I still don't understand...

--- Quote End ---

That's ok. Use this as an opportunity to learn. You have several options.

1. Use the Eclipse IDE and the debugger to manually write and read memory locations

2. Add a JTAG-to-Avalon-MM bridge to your Qsys system and read and write memory using that

3. Create a simulation of your system and look at the memory read/write accesses

Try any or all three!

Cheers,

Dave