Altera_ForumHonored Contributor21 years agoFmax for clksys (NIOSII in Cyclone Kit) Hi, When I connect to NIOSII in Cyclone Kit 125MHz clksys from PLL, I can't load my processor program via IDE (appears hardware programmer window). How Fmax is correct? In Altera seminar 2004...Show More
Altera_ForumHonored Contributor20 years agoi am a beginner how to put the correct phase shift on the clock? do i use pll?
Recent DiscussionsNIOS-V QSYS Warning Properties (associatedClock) have been set onDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS V: Systick based timeouts not available when using internal timerSolvedAshling RISC Free IDE fails to download ELF file