Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Flash programmer via ethernet

Now that I have ethernet working on my custom board, I'd like to use it to update the board, or at least the flash memory. It is mentioned in the existing board kit docs that board updates via ht...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

With u-boot on the \f core, it seems the dcache is not invalidated for a flash erase.

This will cause some confusion when displaying a sector, erasing it, and then displaying it again.

'md' does not bypass dcache, and maybe that is the way it should be, so what is the proper way to handle this?

BTW I do not see any doc details on how dcache is supposed to work - like what is the behavior on read vs write,

and what sort of latency before actual HW access in each case. Does cache_bypass macro just bypass or also update cache?

thanks