Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
22 years ago

External bus interface

I'm trying to implement something similar to the MMC interface with the Nios II through DMA and/or Avalon bus. This interface consists of 1 clock and 5 bi-directional data signals. In the ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
22 years ago

That's correct. Keep an eye one the timing diagrams for read and write while you interface to your hardware. Also be sure to use CS and the R/W enables (probably write will be the only one you need) to latch data going on so that you don't accidentally latch data that was not intended for your hardware.