Altera_ForumHonored Contributor12 years agoExpected STDIO does not match expectedHi Does anyone know how to fix this? https://www.alteraforum.com/forum/attachment.php?attachmentid=8370 I think that it is preventing my software from uploading. Thanks, TomUntitled3.jpg234 KB
Recent DiscussionsNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS V: Systick based timeouts not available when using internal timerSolvedAshling RISC Free IDE fails to download ELF file