Forum Discussion
Altera_Forum
Honored Contributor
15 years agoAnother update:
I added a signaltap module to monitor the EPCS signals as they are exported from the SOPC module. I see dclk and sdo waveforms being generated correctly internal to the FPGA. So there must be something wrong at the pin buffer interface level.