--- Quote Start ---
Question -
Using Linux for hosting the tools.
Has anyone added any custom IP's? I started with the GSRD for the Altera Cyclone V Dev Kit. We added a custom IP and a PLL. I generate a *.dts file that I add the driver information but the PLL isn't in the *.dts because in Quartus14.1/Qsys there is no base address because it is like the other clocks.
So, how do I get the PLL recognized properly for my .dtb file?
--- Quote End ---
SOLVED -- Using 14.1 tools and a suggestion -
I took the GSRD *.dtb file used the sopc2dts (NOT IN THE COMMAND SHELL) and made a *.dts file. I added my custom IP and the pll as a fixed clock - like "clk_0" is in the GSRD into that "clocks" section.
pll_0: pll_0 {
compatible = "fixed-clock";# clock-cells = <0>;
clock-frequency = <1843198> /* 1.843198 MHz PUT YOUR VALUE HERE */
clock-output-names = "pll_0_outclk0";
}; //end pll_0 (pll_0)
THEN I GENERATED A *.dtb file using the 14.1 "dtc"
# ] ./dtc -I dts -O dtb -o socfpga.dtb socfpga-AddedMyIPs.dts
THIS BOOTS so now I need to try my device driver, etc
Honored Contributor
