Dual port memory corruption

We have system that is using an M9K memory block for IPC between two nios2 cpus. CPU A accesses it as tightly coupled data memory, CPU B via the data port and Avalon bus (no data cache on eithe...