Forum Discussion
Altera_Forum
Honored Contributor
12 years agoHi. First you have to get the right"Logic" in FPGA, I mean the good .sof file downloaded to FPGA through JTAG.
Then you could download ELF. Could you precise your operations and detailyour error message ? Regards