Altera_ForumHonored Contributor20 years agoDMA SDRAM burst read not working I just posted this as a support service request... We are using a SOPC Builder-instantiated DMA controller to interface between the SDRAM and a small on-chip cache of 1600 bytes. The DMA is co...Show More
Altera_ForumHonored Contributor20 years agoCheck it: http://www.yikes.com/~ptolemy/sopc_system.jpg (http://www.yikes.com/~ptolemy/sopc_system.jpg) http://www.yikes.com/~ptolemy/signaltap_waveform.jpg (http://www.yikes.com/~ptolemy/signaltap_waveform.jpg)
Recent DiscussionsNiosV µC/OS-IIAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)Nios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command Line