Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Device drivers under niosII IDE

The altera_avalon_uart drivers under niosII IDE contains three files: altera_avalon_uart_regs.h, altera_avalon_uart.h, altera_avalon_uart.c. The source file altera_avalon_uart.c call the function IO...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

--- Quote Start ---

originally posted by warine@Aug 5 2004, 07:47 AM

but when using "slave write transfer with setup and hold time" or "slave read transfer with fixed wait states or with setup time", how does the master port generate the corresponding timing according to the relevant ptf parameters of setup_time & wait_states, hold_time?

--- Quote End ---

The master does not generate timing. The bus module generates timing. The master is given a waitrequest line it is expected to obey. That's all you have to deal with.