de2 gray image vga output

Question

I&amp;#39;ve displayed a gray tiger in a lcd when I performed the lab of DE2 control panel, the lab includes a software ImgConv.exe that can convert a bitmap image into gray.dat and rgb.dat etc. Now I have 256*256 gray data like image[256][256]={133,135,134...;156,156,...}in sdram,but how can I let these data output to a lcd using vga controller ip core? I&amp;#39;m afraid I need to convert these gray data to rgb data by using a color  map,    which is adapt to the ADV7123 inputs?

altera_forum · Answer

hey can you help me in my project of edge detection????

altera_forum · Answer

can any one plzzz help about storing data in sdram...through verlog coding ??? as given in above post [256][256]={133,..... whats the complete procedure ??

altera_forum · Answer

In verilog, you'll either need to write your own SDRAM controller, or design a component with an Avalon Memory Mapped Master interface and connect it to the SDRAM through SOPC builder.

It all depends on what else needs to access the SDRAM.

altera_forum · Answer

thankyou for ur reply... we have already included our sdram part through sopc builder... after all studying and searching we came out with different ways to store pixels in sdram and that were using a software/device that automatically perform this or to write a verilog code ... and through sopc builder but couldnt find any relevant help to do so... u mentioned this in ur reply "design a component with an Avalon Memory Mapped Master interface" could you please help me to start this or could refer any material that could help us doing it cause we havent got any relvant material till now..

regards,

anum

altera_forum · Answer

Have a look at the avalon specification (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf?gsa_pos=1&wt.oss_r=1&wt.oss=avalon), chapters 3.7 to 3.10.

If you never wrote SOPC components before, you can also have a look at the sopc builder documentation (http://www.altera.com/literature/lit-sop.jsp), especially chapter 10 (http://www.altera.com/literature/hb/qts/qts_qii54007.pdf).

Forum Discussion

de2 gray image vga output

7 Replies

Recent Discussions

Nios-V on Cyclone IV

Nios II IDE File Name too long error

No valid license for Nios processor

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info