Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

ddr3 sdram controller (UniPHY) afi_half_clk doesn't work but status signals work fine

I have build a qsys system, that niosII connects a mm bridge then connects with ddr3 controller. I use afi_clk to drive the nios II. And then I export the afi_half_clk to external qsys to drive a cou...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Sp finally I figure out that is the onchip ram is not big enough for the elf file. So actually DDR3 controller is working properly. But I still don't know why afi_half_clk doesn't toggle.