Altera_ForumHonored Contributor20 years agoData bus sharing and user component with HDL files Hi all, When I create a new tristate slave component for the NIOS/SOPC builder and the component is implemented using some custom logic in VHDL code, the SOPC builder adds a new data bus for th...Show More
Altera_ForumHonored Contributor20 years agoIf you use "tri-state bus" , I advice you just add "signal" instead of "HDL souce" directly.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails