Altera_Forum
Honored Contributor
20 years agoCustom Component
Hi, I created a 2-FIFOs with the following ports clk aclr wr_en data_in rd_en data_out empty(only on the source FIFO) one fifo will be the source and another fifo will be ...