Forum Discussion
Altera_Forum
Honored Contributor
13 years agoNothing, doesn't work even if i left the clock_crossing_bridge and clock all design with ddr clock.
It stucks at that DMA loop But it's correct that dev->descriptor_base is 0? Shoudn't be the address of the main memory? It's always 0 (both with externam descriptor memory or internal)