jackhabOccasional Contributor5 years agoCompilation error in BSP using SGDMA I have an FPGA design with TSE and SGDMA created in Quartus 18.1. When I generate BSP the SGDMA driver is added to the source tree but ins_tse_mac.h from eth_tse driver uses MSGDMA and the code doe...Show More
AnilErinch_A_IntelFrequent Contributor5 years agoHi Jackhab, Thanks for sharing the workaround with the community. Thanks and RegardsAnil
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails