jackhabOccasional Contributor5 years agoCompilation error in BSP using SGDMA I have an FPGA design with TSE and SGDMA created in Quartus 18.1. When I generate BSP the SGDMA driver is added to the source tree but ins_tse_mac.h from eth_tse driver uses MSGDMA and the code doe...Show More
AnilErinch_A_IntelFrequent Contributor5 years agoHi Jackhab, Thanks for sharing the workaround with the community. Thanks and RegardsAnil
Recent DiscussionsFPGA Community EnqueriesLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same timeNios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never halts