--- Quote Start ---
originally posted by daniellew@Aug 25 2006, 11:16 AM
now i just want to save ~200mb of data on the rest of the sdram using a c++ application i will develop in the nios ii ide. will the c++ app. be able to access the addresses outside of those 64mb it thinks are available? (and if not, why in the world would altera put a 256mb sdram on a board if you can't even use it??)
thanks for your help.
<div align='right'><{post_snapback}> (index.php?act=findpost&pid=17851)
--- quote end ---
--- Quote End ---
The C/C++ application won't be able to see anything beyond what's hooked up in your current SOPC Builder system.... (64MB).
As to why things were done this way, I think it's because it's only the processor's instruction master that has this limitation. Any of the other IP (Avalon or otherwise) can handle address spans greater than 256MB, including the data master and the DMA. As to why this was the example design shipped with the kit..... probably historical, though you could request an update.
My advice would be to change your SOPC Builder design and squeeze the kernel into the SRAM (if possible), and only connect the processor's data master to the 256MB DIMM. You could use a DMA to transfer data in/out of the DDR DIMM, as well.
Beware that you're likely to hit timing issues.... You may have to use the clock-crossing FIFOed bridge, that is located in the "projects" section of this Forum website.
In other words, you have a lot of options, but none of them are trivial.
Good luck :-)
Cheers,
- slacker