Forum Discussion
Altera_Forum
Honored Contributor
15 years agoread_i will only be active for one cycle (with the default timing parameters in the component builder) so why don't you just clear the irq signal and change to the correct state when read_i is 1?