Altera_ForumHonored Contributor12 years agoBidirection port (PIO) in uClinux Hi all, does somebody design and program, in which is using pio core in bidirection mode ? I need to communicate between two FPGAs with one control bus (in output pio mode) and bidirection ...Show More
Altera_ForumHonored Contributor12 years agoIt looks like that some of the output pins are shorted on your board. - Hippo
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolved