Basics of „Timing Constraints“

Hello, For improving FPGA designs I’m looking for some basics about timing constraints. I would like to know: 1. when timing constraints should be used 2. which timing constraints should be...