Avalon tristate slave timing control

I was thinking that your logic would control the cycles to the flash - with some pio somewhere (or something else) to select between slow and fast cycles.

Adding a lot of slave interfaces will make the avalon switch fabric larger - increasing fpga resourses and reducing Fmax.

You could use high address bits to select the operation while still using a single avalon slave - might help.