avalon master mode problem

I use the avalon master mode to transfer data from fpga fifo to sdram. To debug this design, i use two fifo, the content is same betwen the two fifo. The fifo mode is show-ahead, The two ...