Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

avalon_interface

Hi Everybody, I am a biginnet to NIOS in Altera FPGA's. Our customer has given us some existing code and asked us use the same for present project. This FPGA functionality is some thing t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

So you need a dedicated data connection between your SPI interface and the dual port RAM. There are 2 solutions for this, either use Avalon switch fabric, or just use external connections between the two.

For the first case, you need to have an Avalon master in the SPI interface, in addition to existing slave. The DPRAM module should also have 2 Avalon slave interfaces, instead of one.

I'm not using Altera component builder to write my class.ptf files, but if I recall correctly you can create multiple Avalon interfaces (there is a dedicated window tab for this) and assign corresponding signals to them.

At the end, add the new modules to SOPC module and connect the SPI master to the dedicated DPRAM slave (no need to connect the Nios master to it, Nios data master needs only connection with the other DPRAM port).

If you prefer to bypass SOPC and Avalon bus in this case, just export all the signals related to this data connection in both SPI and DPRAM's second port and connect them with wires in Quartus block diagram.

Hope I understood you correctly and good luck with this!