Altera_ForumHonored Contributor11 years agoAddress correspondence VHDL/C Hi, I have a design with hardware writing 32-bit data in a 32-bit memory and software (written with Eclipse and running on a Nios II processor) reading it. I start reading from **_BASE address fou...Show More
Altera_ForumHonored Contributor11 years agoIt's OK. The "byte enable" signal was not configured correctly.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails