Altera_ForumHonored Contributor11 years agoAddress correspondence VHDL/C Hi, I have a design with hardware writing 32-bit data in a 32-bit memory and software (written with Eclipse and running on a Nios II processor) reading it. I start reading from **_BASE address fou...Show More
Altera_ForumHonored Contributor11 years agoIt's OK. The "byte enable" signal was not configured correctly.
Recent DiscussionsNios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command LineNIOS SDK SBOM/FOSS infoAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA