Altera_ForumHonored Contributor11 years agoADC modelling in AMS SystemcTLM The task is to model only the ADC peripheral of the ARM cortex processor (ATSAM3S4A). I have to use the AMS library in order to model the Analog part using timed dataflow. After that, I should connec...Show More
Altera_ForumHonored Contributor11 years agoI think you are on the wrong forum. This forum is about Altera components.
Recent DiscussionsMultiple NIOS V ImplementationSolvedImplementing many Nios® V cores on Agilex™ 7not able to use multiple niosV cores at the same timeSysID TimestampLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 Pro