Altera_ForumHonored Contributor11 years agoADC modelling in AMS SystemcTLM The task is to model only the ADC peripheral of the ARM cortex processor (ATSAM3S4A). I have to use the AMS library in order to model the Analog part using timed dataflow. After that, I should connec...Show More
Altera_ForumHonored Contributor11 years agoI think you are on the wrong forum. This forum is about Altera components.
Recent DiscussionsNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)NiosV and juart-terminalSolvedlicensing.altera.com never workedJTAG_UART stuck in printfAshling IDE scripted project creation