Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Actual maximum data rate of Nios w/ 10/100/1000 TSE MAC on Stratix IV

Dear all, Currently I'm developing a Gigabit Ethernet Interface project on Stratix IV which employs Nios (uCOS-II) with 10/100/1000 TSE MAC. This interface project is dedicated to forward data ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi! Thanks for your reply.

Hmm...the reason why I need 128K buffer is because I planned to store data from the DSP board (in the SOPC system that I attached in the previous post, the data from FIFO module) in the on-chip memory. So I'm thinking to use DDR3 to store my program, and the on-chip memory to store data. Is it OK?

Btw, ah .. you right I need to decrease the number of packets. It's too many.