Altera_ForumHonored Contributor20 years agoabout sdram addrss/data bus shared hi all: In tne altera reference design, the SDRAM not share address/data bus with flash, sram, lan chip. But in my design I shared sdaram address/data bus with flash to reduce IO pins...Show More
Recent DiscussionsNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)NiosV and juart-terminallicensing.altera.com never workedJTAG_UART stuck in printfAshling IDE scripted project creation