about flash programmer

I too have the jtag uart still present, but would like to get rid of it too in the future.

I have written a couple of bash and bat files for update puposes.

Inside Quartus setup a quartus programmer *.cdf that uploads your project to the fpga. now from the bash execute that *.cdf to upload your design and have a working nios inside your fpga. after that you can start the normal flash progammer.

after this just execute the cdf again to restart your design, as there is no other restart feature available when using flash programmer. only cdf does the restart. i have already requested such a restart feature at mysuort.

but i do not know if this flow works with no jtag uart present.

btw : i also would like to know what software is stored inside the jtag uart. i only know that some altera doc recommends to have the jtag uart and epcs available

Regards.

Michael

--- Quote Start ---

originally posted by mschmitt@Oct 13 2006, 06:42 AM

i too have the jtag uart still present, but would like to get rid of it too in the future.

i have written a couple of bash and bat files for update puposes.

inside quartus setup a quartus programmer *.cdf that uploads your project to the fpga. now from the bash execute that *.cdf to upload your design and have a working nios inside your fpga. after that you can start the normal flash progammer.

after this just execute the cdf again to restart your design, as there is no other restart feature available when using flash programmer. only cdf does the restart. i have already requested such a restart feature at mysuort.

but i do not know if this flow works with no jtag uart present.

btw : i also would like to know what software is stored inside the jtag uart. i only know that some altera doc recommends to have the jtag uart and epcs available

regards.

michael

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=18671)

--- quote end ---

--- Quote End ---

Hi Michael,

First, thanx a lot for your answer. Very interesting.

In fact, my goal is to load data into EPCS into my board in production, and I want to avoid all the steps you described (sorry http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/tongue.gif ).

I think I found a way after "googling" a little. I found an very interesting paper. See §4.2.2 , link below

http://www.bitfire.se/bitfire/docs/bitfire_fpga_developers_guide.pdf ://http://www.bitfire.se/bitfire/docs/...pers_guide.pdf ://http://www.bitfire.se/bitfire/docs/...pers_guide.pdf (http://www.bitfire.se/bitfire/docs/bitfire_fpga_developers_guide.pdf)

By generating an "JTAG Indirect Configuration File" (.jic) , it seems that it is possible to upload data into EPCS just using the standard Quartus Programmer and the .jic file. I will have to test that, but I have no time for it now.

Here is what you can find in quartus Help when you search for .jic file :

a binary file (with the extension .jic) containing epcs1, epcs4, epcs16 and epcs64 serial configuration device data and the serial flash loader device name.

you can use a jic file to program the configuration data for either a cyclone, cyclone ii, or stratix ii device into an epcs1, epcs4, epcs16 or epcs64 serial configuration device. to do so, use the cyclone, cyclone ii, or stratix ii device as a bridge between the programmer or external controller and the configuration device.

you can create jic files with the convert programming files command (file menu).

Hope this will help you.

Regards.

Hi guys,

I&#39;ve used the .jic route in the past and it works fine although it&#39;s been a while since I&#39;ve tested it (maybe Quartus 4.1). This is really the generalized method of programming an EPCS with any kind of FPGA config, e.g. a non-NIOS design which will generally not have a JTAG UART. I don&#39;t remember if a "programmer" design is put into the FPGA to allow the EPCS to be programmed but the production image you burn into the EPCS could really be anything you want.

Andrew