about component made by user logic

The architecture is as follows

i) Custom Logic I -> FIFO -> IUL (Read) - Nios - IUL (Write) -> FIFO -> Custom Logic II

ii) A PLL provide a systme clk to such logic blocks respectively. They finished the information transmission thru FIFO.

I have no idea that the above is enough?