Altera_ForumHonored Contributor21 years ago8 bit dynamic alignment for SPI device? Hello! I've designed controller for NVRAM memory with SPI interface. I've create component as memory slave device with 8 bit data bus (I don't want to use this as register slav...Show More
Altera_ForumHonored Contributor21 years agoWhen I write to p[0] address is 0, when I write to p[1] address is 1.
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kTest PostError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolved