Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

2 Nios II with autonomous peripherals !

Hi All, I am been using a NIOS II core in my application for performing some activites. Now i wish to add another NIOS II to do a independent activity in the same application, which i am curr...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

IIRC the standard flash boot code always reads its data from immediately after the main fpga image.

So you'd need special flash boot code for the second system.

However, if one of the processors can access the code/data space of the other, then you can arrange for its flash boot code to load all the memory areas for both processors, and have it release the other cpu from soft-reset once this is complete.

You'll need to use __attribute__(section("xxx")) to get the code/data into the right memory areas, make sure the linker script assigns them correctly, and that the boot loader loads them directly to the required places.