Forum Discussion
Altera_Forum
Honored Contributor
20 years agoHi slacker,
I don't have a mutex, but the SDRAM controller has an avalon slave port connected with various avalon master (instruction and data master of CPU1 and data master of CPU2...), so there must be an avalon arbiter that manage the access.Isn't it? Furthermore my system works without the "attribute" definition...