XQSHENOccasional Contributor6 years agoWhy this signal of ALTPLL is a base clk? Why this signal of ALTPLL is a base clk? IP: ALPLL Quartua Prime 18.0 timing analyzer. Show More
Recent DiscussionsProblem with alt_2p5g_phy and polarity inversion.Agilex 5 Reset Sequencer - Design Assitant reports IPC-40038 violationTriple-Speed Ethernet IP for Agilex 5 fails during Quartus SynthesisCyclone IV GX PCIe Hard IP behaves differently on Intel Core I7 vs Xeon root complexesFIT Rate for 5M570ZT144I5N
