Forum Discussion
Altera_Forum
Honored Contributor
10 years agoHi ted,
from Quartus II I started ,,RTL simulation''. ModelSim generates a very long compilation report, unfortunately with an error: ... # vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L Meine_PLL -L i_tse_mac -voptargs="+acc" Test_SPI # vsim -gui "+altera" -l msim_transcript -do "Ethernet_Modul_run_msim_rtl_vhdl.do" # Start time: 11:43:12 on Feb 17,2016 # Loading std.standard # Loading std.textio(body) # Loading ieee.std_logic_1164(body) # Loading ieee.std_logic_arith(body) # Loading ieee.std_logic_unsigned(body) # Loading work.test_spi(test_spi_verhalten) # Loading work.fpga_register_allgemein(body) # Loading work.ethernet_modul(ethernet_funktion) # Loading work.spi_schnittstelle_synchron(behavioral) # Loading ieee.numeric_std(body) # Loading work.verdrahtete_logik(body) # Loading work.fpga_register_funktion(verhalten_register_funktion) # Loading altera_mf.altera_mf_components # Loading work.onchipmemoryram(syn) # Loading altera_mf.altera_common_conversion(body) # Loading altera_mf.altera_device_families(body) # Loading altera_mf.altsyncram(translated) # Loading work.tse_megacore(rtl) # ** Fatal: Error occurred in protected context. # Time: 0 ps Iteration: 0 Protected: /test_spi/ZuTestendesModul/TRIPLE_SPEED_ETHERNET_MEGACORE/i_tse_mac/genblk8/U_RGMII/the_rgmii_in4 File: nofile # FATAL ERROR while loading design # Error loading design # Error: Error loading design # Pausing macro execution # MACRO ./Ethernet_Modul_run_msim_rtl_vhdl.do PAUSED at line 154 Okay, this looks like you're right. (But I don't get any messages like that when I start ,,Gate Level Simulation''.) But what about the PLL? This component is used by many engeneers, students and so on. I can't really imagine, ModelSim isn't able to simulate these cores. Back to my old problem: I can't correct read (and maybe write) to the TSE registers. Here an example: I just want to read the TSE registers. I do a hardware reset and then in register 0x11 of the TSE there have to be the data 0xFFFF. But I read 0x482 or nonsense like that. I use the same code to write and read to On-Chip Memory RAM and it works. Kind regards, Matthew