who can support a example for fft ip core 7.2 simulation?

Question

i am facing a boring problem that i can get right simulation waveform.   signal of sink_ready was reset to zero automatically then there is no result after timing simulation.

altera_forum · Answer

i have already found the criticial point that there is a mistake at Figure 3–3 in the FFT MegaCore Function User Guide document.

the type of signal sink_ready is output !!!, so sink_ready have to be repalced by source_ready.

Forum Discussion

who can support a example for fft ip core 7.2 simulation?

1 Reply

Recent Discussions

MAX10 TSE reference design

ALT PLL GUI MESSDED UP ON INVOCATION

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex-7 AXI MCDMA for PCIe hang

Stratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)