Forum Discussion

New Contributor

2 years ago

Verilog .v and.vp on zip file to Qsys

I got a model in Verilog from my development board's SDRAM controller controller manufacturer. The model comes in a file. zip that contains a file. .vp and a .vp file. How to convert to an Qsys compon...

Memory

SyafieqS

Super Contributor

2 years ago

You issue seem to be related to the encryption.

You may look into below link for detail.

There is discussion on encrypted Verilog.

https://community.intel.com/t5/Intel-Quartus-Prime-Software/Decrypt-verilog-file/td-p/1383551

Forum Discussion

Verilog .v and.vp on zip file to Qsys

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset