Forum Discussion

dicas3d's avatar
dicas3d
Icon for New Contributor rankNew Contributor
3 years ago

Verilog .v and.vp on zip file to Qsys

I got a model in Verilog from my development board's SDRAM controller controller manufacturer. The model comes in a file. zip that contains a file. .vp and a .vp file. How to convert to an Qsys compon...
Memory
dicas3d's avatar
dicas3d
Icon for New Contributor rankNew Contributor
3 years ago
I think that I need to use modelsim or another simulation software to do the task. Can anyone who knows confirm? I don't tryed yet because just on Monday I have access to the computer with the Quartus prime lite and the project that I'm working.