Altera_ForumHonored Contributor18 years agoUser's controller for DDR2 InterfaceHi, Do you have a sample controller written with Verilog language that control the interface with DDR2? I'm a new in DDR2 field. So I very need it and your advice. Thanks in advance!
Recent DiscussionsMCDMA IP D2H Queue Reset Failure during Channel Re-allocationInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted