Altera_ForumHonored Contributor18 years agoUser's controller for DDR2 InterfaceHi, Do you have a sample controller written with Verilog language that control the interface with DDR2? I'm a new in DDR2 field. So I very need it and your advice. Thanks in advance!
Recent DiscussionsCyclone 10 GX IBIS-AMI modelsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFO