Peter01New Contributor2 years agoUse case of SLD hub controller I want to use SLD hub in MAX-V FPGA. The sink of SLD hub would be SLD node in the FPGA fabric. How about the source of SLD hub ? , what is it's input ? (channel and protocol).
FarabiRegular Contributor to Farabi1 year agolink : https://www.intel.com/content/www/us/en/docs/programmable/723698/current/supported-system-debugging-tools.htmlregards,Farabi
Recent DiscussionsCyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hangCan't generate F-Tile Ethernet Hard IP Design ExampleAvalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetSolvedAgilex 7 slew rate reconfiguration