Peter01New Contributor2 years agoUse case of SLD hub controller I want to use SLD hub in MAX-V FPGA. The sink of SLD hub would be SLD node in the FPGA fabric. How about the source of SLD hub ? , what is it's input ? (channel and protocol).
FarabiRegular Contributor to Farabi2 years agolink : https://www.intel.com/content/www/us/en/docs/programmable/723698/current/supported-system-debugging-tools.htmlregards,Farabi
Recent DiscussionsAbout Design Limitations and Known IssuesAbout Dual Simplex for Agilex 3Where is High Speed Transceiver Demo Design in FPGA Wiki ?Can't find Agilex 7 M I/O PLL Reconfiguration Design ExampleEnabling DFE Adaptation on Cyclone 10 GX